Create BitVec logical shift right (bvlshr) expression. The shifted expressions is padded with zero bits.
bvlshr